thac0/vim
1
0
Fork 0
forked from aniani/vim
Code Activity

Runtime file updates.

Browse Source
This commit is contained in:
Bram Moolenaar
2017-03-05 17:04:09 +01:00
parent 066029ef92
commit 214641f77d
190 changed files with 1086 additions and 892 deletions
Download Patch File Download Diff File Expand all files Collapse all files

10
runtime/indent/verilog.vim
View File

@@ -1,10 +1,12 @@
" Language: Verilog HDL
" Maintainer: Chih-Tsun Huang <cthuang@larc.ee.nthu.edu.tw>
" Last Change: 2011 Dec 10 by Thilo Six
" URL: http://larc.ee.nthu.edu.tw/~cthuang/vim/indent/verilog.vim
" Maintainer: Chih-Tsun Huang <cthuang@cs.nthu.edu.tw>
" Last Change: 2017 Feb 24 by Chih-Tsun Huang
" URL: http://www.cs.nthu.edu.tw/~cthuang/vim/indent/verilog.vim
"
" Credits:
" Suggestions for improvement, bug reports by
" Takuya Fujiwara <tyru.exe@gmail.com>
" Thilo Six <debian@Xk2c.de>
" Leo Butlero <lbutler@brocade.com>
"
" Buffer Variables:
@@ -38,7 +40,7 @@ function GetVerilogIndent()
if exists('b:verilog_indent_width')
let offset = b:verilog_indent_width
else
let offset = &sw
let offset = shiftwidth()
endif
if exists('b:verilog_indent_modules')
let indent_modules = offset